Abstract-In this paper, we investigate the dielectric relaxation effects and charge-trapping characteristics of HfO 2 /Dy 2 O 3 gate stacks grown on Ge substrates. The metal-oxide-semiconductor devices have been subjected to constant voltage stress (CVS) conditions at accumulation and show relaxation effects in the whole range of applied stress voltages. Applied voltage polarities, as well as thickness dependence of the relaxation effects, have been investigated. Charge trapping is negligible at low stress fields, whereas, at higher fields (> 4 MV/cm), it becomes significant. In addition, we give experimental evidence that, in tandem with the dielectric relaxation effect, another mechanism-the so-called Maxwell-Wagner instability-is present and affects the transient current during the application of a CVS pulse. This instability is also found to be field dependent, thus resulting in a trapped charge that is negative at low stress fields but changes to positive at higher fields.
the interfacial layer, and also reduces charge-trapping effects while improving the equivalent oxide thickness (EOT) [3] .
Another serious problem that arises when gate stacks of high-κ dielectrics are used in MOS devices is that they all produce electrical instabilities in the corresponding devices. As a result, anomalous threshold voltage (V TH ) shifts [4] are observed. It also raises reliability concerns as it affects drive currents with the time of operation. The position and spatial distribution of these traps are also very important. Most of them lie in the bulk of the oxides and show dramatic transient effects in the drain current of MOS field-effect transistor devices [5] or the leakage current of simple MOS capacitors [6] . In addition, when these traps lie close to the semiconductor-insulator interface, they may respond to the applied ac signals, thus leading to the concept of "border traps," as introduced by Chen et al. [3] , [7] Moreover, all thin-film dielectrics are definitely far from being considered good insulators. While the use of relatively thicker high-k dielectrics, instead of thin SiO 2 , is a considerable improvement, these films still conduct dc current, following one of the well-known current conduction mechanisms [8] . Therefore, when a dc voltage is applied on the gate electrode of a MOS capacitor, one of the following is likely to happen to gate current J g . 1) Leakage current J g increases, showing a charging capacitor behavior until-in a steady-state condition-no more defects are available to trap carriers. 2) Leakage current J g increases (stress-induced leakage current, SILC), under bias condition [at high constant voltage stress (CVS)], due to the creation of new neutral defects in the bulk of the oxides. 3) When the defects lie close to the semiconductor or the metal gate electrode and/or their density and the capture cross section is high, the fast initial charging leads to significant reduction in the field across the dielectric, which is experimentally observed as a decay of J g with time.
High-κ dielectrics are "trap-rich" materials [9] [10] [11] , and charge trapping precludes accurate extraction of mobility of the devices [11] , [12] . The crucial concern is to understand why charge trapping takes place in gate-stack dielectrics. It has been widely accepted that the trapped charge resides in localized electronic states associated with structural defects [11] , [13] [14] [15] [16] [17] [18] , preexisting bulk defects [11] , [19] , dangling bonds at Ge-semiconductor/dielectric interface [20] , oxygen vacancy, and deviancies [21] . No matter what the origin is or whether 0018-9383/$26.00 © 2011 IEEE they are bulk or interfacial defects, they all give rise to transient gate currents with considerably high time constants.
Apart from these effects, which are commonly encountered in MOS devices with high-κ oxide dielectrics; two more effects are likely to provide evidence of another source of unwanted transient currents. Relaxation effects and M-W instability are both related to the multilayer structure of some gate dielectrics, as will be explained in the succeeding paragraphs.
In its simple form, a MOS capacitor with a bilayer gate stack is usually studied with a thin (medium-κ) insulating layer in direct contact with the semiconductor surface and a thicker high-κ oxide on top. The main reason for this structure is the experimentally proven and theoretically predicted fact that the most interesting high-κ oxides (e.g., HfO 2 or ZrO 2 ) for potential MOS devices produce very poor interfaces with a high density of electrically active defects. Thus, a medium-κ buffer layer is utilized to suppress these interfacial defects. However, the existence of a high-κ material introduces another undesirable effect: a relaxation current, which follows the direction of the applied external voltage gradient dV g /dt [22] [23] [24] . In general, relaxation in a solid involves the recovery of strain when the stress conditions change [24] . When an external field is applied across a film, it separates the bound charges, thus resulting in polarization and a compensating internal field [25] . The physical nature of dielectric relaxation can be explained with a potential well model in terms of dipole orientation [26] . Dipoles, which are homogeneously distributed inside a material, are formed by localized defects and disorder due to a lack of crystallinity.
Recently, Jameson et al. [27] showed that the presence of a gate stack is itself one cause of charge trapping in the bulk of the dielectrics and/or at the interfaces between the two dielectrics and substrate-buffer layer. The problem has been recognized and was solved analytically many years ago [28] . It is due to the different insulating properties of the high-κ layers in the gate stack, which results in different conductivities of each layer. Therefore, when a gate bias is applied to the stack, charge drifts easily through the poorer insulating layer and accumulates at the interface of the two dielectrics. As a consequence, the field across each insulator changes, so that, after sufficient time has passed, the same current density flows through both layers. The effect, which was described initially by Maxwell [29] himself and later on by Wagner [30] , is the so-called "MaxwellWagner polarization" and causes current instabilities in voltagestressed dielectric stacks. This is due to charge accumulation at the interface of the two layers, which stimulates dielectric relaxation effects in each high-κ layer. As dielectric relaxation is a continual buildup of polarization, following the application of an electrical bias, it results in a transient displacement current through the dielectric. Therefore, this current instability due to "Maxwell-Wagner polarization" is also termed as "MaxwellWagner instability (M-W)."
The aforementioned effects are already known to produce current instabilities in MOS devices containing various gate dielectrics. They both give a J g ∼ t −n behavior, which is strongly voltage dependent [5] , [22] , [27] . Moreover, they are usually both present at the same time, making the corresponding analysis a very complex task. The main subject of this paper is related • C for 15 min until a (2 × 1) reconstruction appears in the (RHEED) pattern, indicating a clean (100) surface. Subsequently, the substrate was cooled down to 225
• C, where the oxide stacks were deposited. The surface was exposed to atomic O beams generated by a radio-frequency plasma source with simultaneous e-beam evaporation of Dy/Hf at a rate of about ∼ 0.15 Å/s. The same gate stacks (HfO 2 /Dy 2 O 3 ) of different compositions (nominal thicknesses), as well as single-layer Dy 2 O 3 , were prepared on both n-and p-type Ge substrates for this paper, as shown in Table I . More details on the preparation and structural analysis of the devices can be found elsewhere [31] . Metal-insulator-semiconductor capacitors were prepared by shadow mask and e-beam evaporation of 30-nm-thick Pt electrodes to define circular dots that are 200 μm in diameter. The back ohmic contact was made using a eutectic InGa alloy.
The devices were subjected to electrical stress under CVS conditions at accumulation [10] . Successive stress cycles of different time intervals and at different gate voltages were applied by means of a Keithley 617 source/ meter, which was also measuring the corresponding current versus time (J g − t) curves. After each stress cycle, the gate bias was stopped in order to measure either the current-voltage (J g -V g ) curves or the highfrequency (f = 100 kHz) capacitance-voltage (C-V g ) curve. This determined the flat-band voltage shift (ΔV FB ). The latter measurement was obtained by means of an Agilent 4284A LCR meter. For the J − t characteristics measurements, the capacitors were always biased at accumulation, and the absolute values of the current density and bias voltage were used in this study to avoid complexity. Fresh devices were used for each stress measurement with an area of 3.14 × 10 −4 cm 2 . All the measurements were done in a dark box and at room temperature. The maximum change in temperature during the experiment was maintained within ±0.2 • C.
III. RESULTS AND DISCUSSION

A. Capacitance-Voltage (C-V ) Characteristics Under CVS
Typical C-V g curves of the MOS capacitors with gate stack dielectrics at low and moderate bias are illustrated in Fig. 1 (a) and (b), respectively. In order to measure the trapped oxide charges immediately after stopping the stress pulse, the curves were obtained from accumulation to inversion and backward at a gate voltage sweep rate of 100 mV · s −1 . This corresponded to switching times of ∼40 s over the portion of the curve showing hysteresis. Ten successive CVS cycles of 500 s each were applied, and for the sake of clarity, the curves of the fresh device and after the tenth stress are shown in the figures. Nevertheless, the important electrical properties of the capacitors (e.g., the EOT or the density of interface states do not show substantial differences from the C-V g acquired in the opposite way, which is typically used (i.e., from inversion to accumulation and backward). The hysteresis of the C-V g curves was rather large (about 400 mV at midgap), and a large density of slow interface traps is evident even at ac signal frequencies of as high as 
The interesting result from the analysis of the high-frequency C-V g curves of sample P4 [ Fig. 1 (a) and (b)] is that, when the applied stress voltage is rather low, i.e., V g = −2 V (E HfO 2 = 1.0 MV/cm, E Dy 2 O 3 = 1.9 MV/cm), the trapped charge in the oxide is negative (i.e., ΔV FB shift is positive). However, at moderate stress voltages, i.e., V g = −3 V (E HfO 2 = 1.8 MV/cm, E Dy 2 O 3 = 3.1 MV/cm), the observed negative shift of the C-V g curves indicates positive charge trapping. Similar results have been observed on all other gate stacks (see Table I ), and there are two possible explanations for the observed phenomenon: First, as the gate voltage during the stress pulse is always negative, electrons are injected into the dielectrics from the metal. At low voltages, these electrons are trapped in preexisting defects, and the fields across each dielectric are not high enough for these electrons to escape toward the p-Ge substrate. At higher stress voltages, the situation is different as holes are injected from the p-Ge substrate into the oxide, thus resulting in the positive charge trapping. In addition, at the same time, a significant amount of new positive defects are created in the bulk of the oxides.
A different approach is to take into consideration the fact that, because the conductivities of HfO 2 and Dy 2 O 3 thin films depend differently on the applied field, either layer can have the higher conductivity, depending on the choice of gate voltage. Frohman-Bentchkowsky and Lenzlinger [28] caused the sign of the trapped charge to switch by varying the gate voltage of similar (gate stack) structures. This effect was predicted from the independent measurements of the conductivities of the two layers [27] , [28] . Similar changes of sign might have already been observed in HfO 2 /SiO 2 gate stacks [28] . Furthermore, in previous work [10] , we observed and reported the same effect on MOS devices with CeO 2 as the gate dielectric.
In order to check which of the aforementioned mechanisms is responsible for the observed V FB shifts, the transient currents that are present during the application of a CVS pulse were measured. The corresponding analysis is presented in the succeeding paragraphs.
B. Voltage Dependence of Dielectric Relaxation
1) Substrate Dependence of J g − t Curves: As the direction of the leakage and relaxation currents depend on the polarities of V and dV , respectively, their magnitude can be either additive or subtractive. The directions of these two currents through the high-κ gate stack of a p-Ge-based device are illustrated in Fig. 2 . When a negative gate voltage pulse is applied, the device is driven in accumulation, and the relevant leakage current is negative. At the same time, as dV < 0, the magnitude of the relaxation current is also negative. In order to study the current transient characteristics of both n-and p-Ge-based MOS devices, we applied different CVS bias (from |1| to |5| V) on samples P2 and N1, and the corresponding fields are given in Table II . The corresponding current densities as a function of stress time (J g − t) curves are shown in Fig. 3(a) and (b) . Interestingly, on p-Ge-based devices and low-CVS conditions, a decaying current, which follows a power law (t −n ), is observed [see Fig. 3(a) ]. For the gate stacks grown on n-type substrates, this current decay is never traceable, even at very low CVS conditions [see Fig. 3(b) ]. On the contrary, at higher stress voltages and on both types of substrates, we do not notice dielectric relaxation because of the dominating chargetrapping mechanism, which will be discussed in a later section. Soft breakdown (SBD) and hard breakdown (HBD) events have also been detected at higher fields and/or prolonged time stress [ Fig. 3(a) ].
In order to better understand which mechanism is responsible for the change in direction of the ΔV FB shift with the applied gate voltage, the transient response of the current during the application of the stress pulse was monitored in more detail [see Fig. 1(a) and (b) ]. Fig. 4 illustrates the current density J g versus stress time t curves after the application of relatively moderate stress voltages on p-Ge-based devices (in the form of train pulses). During the CVS measurement, we recorded the J g − t curves after the application of ten consecutive stress pulses, each one having a duration of 500 s while the gate voltage was kept constant [10] . Between the voltage pulses, J g -V g curves at accumulation were also acquired. In Fig. 4 , only the first and last curves are plotted for the sake of clarity. The decay of J g follows a t −n law, with n values varying smoothly from 0.73 to a value of n = 0.91 after ten successive stress cycles. The fact that the initial n value is far from unity indicates that a M-W instability (following the terminology used in [27] ) is likely to be present, together with the usual dielectric relaxation of the high-κ dielectrics. In the latter case, the relaxation current decays with Table II. time, following the Curie-von Schweidler (C-S) relaxation law [24] , i.e.,
where J e is the relaxation current density (in amperes per square centimeter). C = P.α, where P is the total polarization Fig. 4 . Absolute values of current density (Jg) as a function of stress time t. The transient current behavior during the application of the first and tenth stress pulses is shown for clarity. The change in slope is rather smooth for the corresponding curves obtained during the application of intermediate CVS pulses (i.e., second to ninth). The applied stress field is low for this gate stack configuration (sample P2). Solid lines represent the C-S relaxation t −n fit to the experimental data. or surface charge density (in volt-nanofarad per square centimeter), α is a constant in seconds, and n is a real number close to unity. The gradual increase in n could be attributed to the fact that the M-W becomes less important after each stress cycle. The relevant J e values decrease, so that, after ten consecutive cycles, the dielectric relaxation current dominates. One possible explanation for this effect is the gradual change in the conductivities of the two dielectric layers, due to charge trapping on preexisting bulk oxide defects. Fig. 5 shows that the relaxation current increases linearly with increasing gate bias for three different gate stack configurations (samples P2, P3, and P4). The current measured at t = 3 s (J g=3s ), after setting the stress pulse, is used as a measure of the amplitude of the relaxation current. From (1), the magnitude of the relaxation current is directly proportional to the applied voltage across the dielectric. Therefore, a linear J g -V g plot indicates the presence of relaxation currents rather than any other transient mechanisms. It should be noted here that, due to rise time limitations of the measuring instrument, the J g data acquired for t < 1 s are not taken into account. Jameson et al. [27] , Reisinger et al. [32] , and Luo et al. [22] observed similar current decays on Si-based devices, which were attributed to the relaxation of the dielectric material, whereas Xu et al. [33] , and Bachhofer et al. [34] explained these effects by charge trapping-detrapping within the gate dielectrics.
2) Thickness Dependence of Dielectric Relaxation:
In order to explain which of the preceding models apply to our results, relaxation current densities (J e ) at 3 s as a function of the electric field across (a) HfO 2 and (b) Dy 2 O 3 are plotted in Fig. 6(a) and (b) . From the figures, there is a clear indication of the thickness independence of the relaxation current. This is expected as the amplitude of polarization is controlled by the electric field across the dielectric materials. As a result, the corresponding current should be identical when induced by the same electric field and independent of the film thickness variation [24] . Similar results have been reported by Reisinger et al. in BSTO [32] films. This thickness independence is consistent with the normal dielectric material polarization model [24] , [35] and cannot be explained by charge trapping and detrapping mechanisms [33] . As V g is negative, the electrons are injected from the gate electrode. This means that the calculations of the initial electric fields across the HfO 2 and Dy 2 O 3 films are very important factors. The field across each of the layers of the gate stack can be calculated as [36] 
where ), is only an estimation of the magnitudes and will be discussed in the next section.
C. Correlation of Dielectric Relaxation and M-W
As has been discussed earlier, because of the bilayer structure, some charge is accumulated at the interface between the two dielectrics due to the M-W instability [27] . In addition, if one tries to fit the experimental J g − t data by means of the C-S law alone, the calculated values of n are less than unity (n ∼ 0.73). However, after successive CVS cycles (i.e., continuous charge injection), this value of n tends to unity (n = 0.91), which could be explained if one assumes that the relaxation effects and the "M-W" act simultaneously. According to the potential well model [26] , the current due to relaxation from a single dielectric layer is
where V is the applied external bias, d is the thickness of the dielectric, whereas t o and σ 0 are material constants. In general, t o is expected to be on the order of picoseconds, whereas σ 0 is not related to the dc conductivity of the insulating oxide layer. In the case of a gate stack configuration, where the two dielectrics are perfect insulators, the field across each dielectric will be different than the simple V /d factor of (4a). However, the first dielectric (k 1 in Fig. 2 ), which is deposited on top of the semiconductor surface, is usually very thin and mainly amorphous. It is then reasonable to assume that it does not contribute to the relaxation current. However, it does modify the field across the top dielectric, and an M-W factor is introduced. Therefore, the relaxation current due to these combined effects can be expressed as [27] 
where
is the field across the high-k material (HfO 2 in this case); σ 0,1 and t 0,1 are the material constants that set the scale of current and time, respectively, and all other terms have been mentioned before in (2) and (3) .
At this point, it is interesting to notice that (4b) could only be utilized for the present gate stacks under the following assumptions:
1) The REO buffer layer is thin and amorphous, so that the corresponding relaxation effects are suppressed. Otherwise, a second term (which accounts for the relaxation in the buffer layer) must be added in (4b). 2) Equation (4b) could only fit the experimental J − t data for a short time interval (usually <100 s) as it does not take into account leakage current effects.
3) The field E HfO 2 across HfO 2 may differ from
by an amount depending on the magnitude of the interfacial charge σ, as explained in detail in [26] . One way to obtain accurate interfacial charge (σ) values is the use of correct conductivities
is only an approximation, which is based on the fact that the relevant change in the field across each dielectric is small. The conductivity could be approximated by a linear (i.e., ohmic) behavior.
The aforementioned prerequisites could not be met in all samples and stress voltages used in this study. Thus, the model was only used to explain the deviation from the Curie von Schweidler (J ∼ t −1 ) law. Fig. 7 shows the current density as a function of stress time at different low gate voltages. It should be mentioned here that the use of the gate voltage V g as the changing parameter was chosen in many plots in this paper. This was done as the use of the corresponding fields [by means of (2) and (3)] turns out to be very complicated. We fit the experimental data for two different thicknesses of HfO 2 /Dy 2 O 3 gate stacks and two different V g values using (4b). The thickness of each layer is obtained from independent measurements, whereas V , J, and t are derived from experimental data. Therefore, in order to find the values of the free running parameters σ 0,1 , t 0,1 , and κ 1,2 , two different sets of experimental J − t data were acquired after application of different V g voltages on the same sample. Fitting (4b) to the experimental data, the relevant parameters have been calculated as κ 1 = 20, κ 2 = 13, σ 0,1 = 2 ∼ 3 × 10 −5 A/cm 2 , and t 0,1 = 2.1 × 10 −11 s, respectively. It should be noted here that an accurate solution of the four unknown parameters of (4) needs a set of four J = f (V g , t) equations. However, the separation of parameters in (4) and the initial guess values for σ 0,1 and t 0,1 obtained from similar analyses in [27] was proven to be good enough for the excellent fit shown in Fig. 7(a) and (b) . The addition of two more J = f (V g , t) experimental curves does not alter the obtained values significantly.
Comparable κ values of HfO 2 [37] and Dy 2 O 3 [38] have been confirmed by means of high-frequency C-V measurements [31] on similar samples (see Table III ). Therefore, it should be emphasized here that the κ values obtained after fitting (4b) to the experimental data is another measure of the validity of the model described by (4b) under the relevant assumptions. Furthermore, in an attempt to fit a simple relaxation power law (J e ∼ t −n ) to the experimental data of moderate to high applied V g values [see Fig. 4 ], the obtained exponent value deviated considerably from unity. In addition, the exponent n was never the same during the first stress cycle when slightly different stress voltages were applied to the same sample. It was then reasonable to assume that the current decay was not due to relaxation effects alone. On the contrary, when the applied CVS values were lower than 1.5 V, the relaxation effects dominate, and the use of (4b) explains the deviation of the exponent n from unity.
In order to show the validity of (4b), for the case of a gate stack configuration, one can check it against a set of various thicknesses of the two oxides. After fitting the experimental data using (1) (when bias is applied to the MOS capacitors) corresponding preexponential factor C as a function of gate bias is illustrated in Fig. 8(a) . The variation of thickness for both the high-κ and interfacial layers results in notably different C lines, as shown in Fig. 8(a) . However, when the time-independent coefficients of (1) and (4b) are considered, coefficient C is equal to C = 2E HfO 2 σ 0,1 , whereas the time-dependent terms of both equations are practically indistinguishable. Coefficient C versus the field across the high-κ dielectric (E HfO 2 ) is plotted in Fig. 8(b) . Experimental data in this case lie one on top of another. This figure illustrates that this scaling holds true, meaning that the thickness dependence of (4b) is correct for the case where the thickness of the interfacial layer varies (2-5 nm), whereas that of the high-κ layer is held fixed. Moreover, the thickness dependence of (4b) is also correct when the thickness of the interfacial layer is held fixed, whereas that of HfO 2 varies (5-8 nm) [see Fig. 8(b) "insert"] . Jameson et al. [27] reported similar results for HfO 2 /SiO 2 -based devices on p-Si substrates.
D. Dielectric Relaxation and Charge-Trapping Characteristics at Higher Stress Voltages
The application of higher stress voltages on the same MOS devices results in quite different transient characteristics of the corresponding J g − t curves. As illustrated in Fig. 9(a) , upon application of moderate to high stress voltages, i.e., V g = −4.8 V (E Dy 2 O 3 = 4.8 MV/cm) on the single-Dy 2 O 3 devices, the relaxation effects disappear. The transient current behavior is now governed by charge trapping at preexisting bulk oxide defects. In contrast, application of moderate stress voltages, i.e., Vg = −3.0 V (E HfO 2 = 3.3 MV/cm, E Dy 2 O 3 = 5.9 MV/cm) on capacitors with the HfO 2 /Dy 2 O 3 stack (Fig. 9(b) , sample P2), shows the coexistence of two different mechanisms separated only by the different time scales of each one. Therefore, during the first 32 s after the application of the pulse, the current density J g decreases with time due to the relaxation mechanisms. This follows a t −n law with n values of as low as 0.6. At the same time, the magnitude of the leakage current that flows through the dielectrics is two to three orders of magnitude higher than in the case of low stress voltages [see, e.g., Figs. 4 and 7(a) ]. Therefore, the charge-trapping effects become more significant, and the J e values start to increase, following a model originally proposed by Nigam et al. [39] to explain charge trapping in MOS devices with thin gate stack dielectrics [40] :
with N + (V g ) being the saturation value of positive charge trapping, τ being the trapping time constant, and α and ν being the SILC-related parameters, and J o being the first value of current density. The first term in (5) represents an exponentially saturating charge buildup on preexisting oxide defects, whereas the second term represents the increase due to SILC generation.
According to (5) , the transient behavior of J g with time [for sample P1, see Fig. 9 (a)] could be explained by taking into consideration both trapping on preexisting bulk oxide defects (with a characteristic time constant τ ∼ 32 s) and creation of new defects due to electrical stressing [which follow a power law J g ∼ t v , as in (5)]. However, for sample P2, only charge trapping was considered for best fitting of the experimental data [see Fig. 9(b) ]. In addition, time constant τ is one order of magnitude greater (τ ∼ 260 s) for that device than for the structure containing only Dy 2 O 3 . This is an interesting result as it shows that there are different types of defects in the two oxides. Furthermore, the overall better insulating properties of HfO 2 are confirmed. Sample P2, although stressed at slightly higher electric fields, shows negligible rate of creation of new defects. Similar effects have been observed for the other devices with bilayer dielectrics studied in this paper, as illustrated in Fig. 9(c) . In this figure, the existence of both SBD and HBD effects is clearly demonstrated for moderate-to high-CVS conditions.
IV. CONCLUSION
The charge-trapping and relaxation characteristics of Pt/HfO 2 /Dy 2 O 3 /Ge gate stacks have been studied by means of CVS measurements. At low applied stress voltages, two independent electrical instabilities have been observed, i.e., the M-W and dielectric relaxation. While both effects were present simultaneously, the increase in the applied voltage and/or the repetition of the stress cycles led to a change in the relative magnitude of each one separately. Another aspect of the studied structures worth noting is that, because of the different effects dominating at low to medium or high applied fields, the sign of the trapped charge switched from positive to negative, which is an effect that has been rarely reported for high-κ gate stacks. Finally, at moderate-to high-stress fields, the dominant process is charge trapping and creation of new defects (SILC). The analysis of the transient behavior of the current density in this case revealed the existence of two different trapping centers in the two dielectrics at least in terms of the relevant capture cross sections.
